pyslang Verilog/SystemVerilog Analysis

10

MCP server providing 10 compiler-backed read-only analysis tools for Verilog and SystemVerilog projects.

GitHub
Category MCP Servers
Added Apr 30, 2026
Views 41

About

Delivers compiler-backed analysis for Verilog and SystemVerilog hardware description language projects using pyslang. Provides tools for parsing HDL files, diagnostics, hierarchy inspection, and symbol lookup with project-root scoping for safe read-only access. Distributed as the `pyslang-mcp` package on PyPI.

Is this your product? Claim this listing with an email at your domain to post updates.

Is this your project?

Claim this listing to manage your page, access analytics, and unlock upgrades. Verification takes 60 seconds.

Log In to Claim

Share This Project

Share on X Share on LinkedIn

Embed Badge

Add this badge to your README:

[![Listed on AiList](https://hifriendbot.com/ai-list/badge/pyslang-verilog-systemverilog-analysis.svg)](https://hifriendbot.com/ai-list/pyslang-verilog-systemverilog-analysis/)
Listed on AiList

Compare

pyslang Verilog/SystemVerilog Analysis vs mcp-sandpipersaas pyslang Verilog/SystemVerilog Analysis vs Roslyn C# Analyzer pyslang Verilog/SystemVerilog Analysis vs naja-scope

Similar Projects

mcp-sandpipersaas

3

An MCP server for sandpiper - a TL-Verilog compiler, that outputs SystemVerilog/Verilog

MCP Servers

Roslyn C# Analyzer

28

Provides C# code analysis capabilities by leveraging the Microsoft Roslyn compiler platform to validate syntax, find references, and run recommended code analyzers within .NET projects.

MCP Servers

naja-scope

13

MCP server for AI agents to explore SystemVerilog/Verilog netlists: trace connectivity, walk hierarchy, jump to source - without pasting RTL into context. Built on najaeda.

MCP Servers Python

List Your Project

Join the directory Ai agents read. Free forever.

Submit Your Project